




ZE6 Block Diagram







DDR_STD(DDR)





Place these Caps near So-Dimm0



PROJECT : 7E6


Size	Document Number DDRIII SO-DIMM-0	Rev 1A
Order	Order: March 11, 2013	Print: 3 of 20






Quanta Computer Inc.
PROJECT : ZE6


Size	Document Number	Rev
	Pineview GND	1B
Date:	Friday, March 11, 2011	Sheet 7 of 35





Supported only on nettop platforms.

 Quanta Computer Inc. PROJECT : ZE6		
Size	Document Number	Rev
	Tiger Point Sata/Host	1B
Date:	Friday, March 11, 2011	Sheet 9 of 35





debug port for google require



ACZ_SDOUT (INT PD)	ACZ_SYNC (INT PD)	Description
0	0	* 4 x 1s
1	0	Reserved
0	1	Reserved
1	1	1 x 4s(1 port/4 lanes)

INTVRM	
1	Enable internal VccSusi_5 VRM (default)
0	Disable



Quanta Computer Inc.
PROJECT : ZE6

Size

Document Number

TigerPoint GPIO


Rev 1A

Date: Friday, March 11, 2011


Sheet 11 of 35

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

<Layout note>
Place 0402 caps close to ball
Place 0603/0805 caps close to ICH




1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.




1.Level 1 Environment-related Substances Should NEVER be Used.
2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

		Quanta Computer Inc.	
		PROJECT : ZE6	
Size	Document Number	Rev	
TigerPoint GND		1B	
Date:	Friday, March 11, 2011	Sheet	13 of 35


HALL SENSOR(HSR)




LED Panel POWER SWITCH(LDS)




CAMERA POWER(CCD)





LED Panel(LDS)



CRT(CRT)




Codec(ADO)




Power (ADO)


Demodulation Filter L17 Place close to Codec




Mute(ADO)




HEADPHONE





System MIC



Internal Analog MIC



Internal Speaker




Enable USB Charger					
	AC		DC (Battery > Setting%)		DC (Battery < Setting%)
	S3	S4/S5	S3	S4/S5	S3
Charge Feature	○	○	○	○	△
Wake Feature	X		X		Press X


Disable USB Charger					
	AC		DC (Battery > Setting%)		DC (Battery < Setting%)
	S3	S4/S5	S3	S4/S5	S3
Charge Feature	△	X	△	X	△
Wake Feature	○		○		Press X


Note.1 Devices can be charged or not should same as other USB ports

Note.1	Devices can be charged or not should same as other USB ports
--------	--




USB(USB)











EC (KBC)



INTERNAL KEYBOARD STRIP SET (KBC)



SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	CPU thermal sensor

I/O ADDRESS SETTING(KBC)

SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware




```
<20090831(A1A)_EC team suggest>
1.change R7027/R7028 to 1M or 100K ohm
2.change PWR/SUS_LED's power from +3VPCU to +3V_S5 or +3VSUS
can reduce pull-high resistor of SUSLED#/PWRLED#
```

SM BUS PU(KBC)




SPI FLASH(KBC)



Winbond	W25Q16CVSSIG	AKE38ZP0N02
EON	EN25F40-100HIP	AKE38ZA0Q00
MXIC	MX25L1606EM21-12G	AKE38FP0Z01

1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

HWPG



[25] SYS_HWPG



INTERNAL KEYBOARD STRIP SET(KBC)




Quanta Computer Inc.


PROJECT : ZE6


Size	Document Number	Rev
	WPCE781 & FLASH	1A
Date:	Friday, March 11, 2011	Sheet 22 of 35



1	GND	11	HWPG_1.5V	21	HWPG
2	NBSWON#	12	MATNON	22	VRON
3	SS_ON	13	+3V	23	VCORE
4	+3V_SS	14	+5V	24	VR_PWRGD_CK418#
5	+5V_SS	15	+1.05V	25	IMVP_PWRGD
6	EC_RSMRST#	16	+1.5V	26	EC_PWRGD
7	DNBSWON#	17	HWPG_1.05V	27	TPT_PWRGD
8	SUSON	18	+1.8V	28	H_PWRGD
9	+3VSUS	19	VCCGFX	29	PLTRST#
10	+1.5VSUS	20	HWPG_VCCGFX	30	RESERVE











	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


 Quanta Computer Inc. PROJECT : ZE6		Rev 1A
Size	Document Number DDR 1.5V(TPS51116)	
Date:	Friday, March 11, 2011	Sheet 27 of 35












POWER	Distribution
VIN	LCD Backlight
VCC_CORE	CPU
+5VPCU	USB Connector
+5V_SS	RTC, TPT
+5V	TPT, CRT, TouchPad, Codec, SATA, FAN, HDMI
+3VPCU	RTC, Hall Sensor, Light Sensor, EC, BIOS
+3V_SS	TPT, LAN, LAN EEPROM, RJ45 LED
+3VSUS	3G
+3V	CLK_GEN, CPU, TPT, LCD, CCD, DMIC, BT, Codec, WLAN/Wimax, Card reader, EC, DDR, HDMI
+1.5VSUS	DDR
+1.8V	CPU, HDMI
+1.5V	CPU, TPT
+0.75V_DDR_VTT	DDR
+SMDDR_VREF	CPU, DDR
+1.05V	CLK_GEN, CPU, TPT
VCCBFX	CPU
+2.5V	HDMI



*Note: EC will sampling SUSB# & SUSC# every 5ms.

ICH SMBUS Table


	CLK GEN	RAM	Mini Card (WLAN)	Mini Card (3G)
(SMB_DATA)/(SMB_CLK) (+3V_S5)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3V_SUS
MOS CKT (Level shift)	Stuff	Stuff	*Reserve	Stuff

*Reserve: There is not SMBUS function in AVL

EC SMBUS Table

	Battery	CPU thermal Sensor	
EC781 SDA1 / SCL1 (+3VPCU)	V		
EC781 SDA2 / SCL2 (+3V)		V	
EC781 SDA3 / SCL3 (+3VPCU)			
Power Plane	+3VPCU	+3V	
MOS CKT (Level shift)	X	X	

SLP_S3#(SUSB#):
Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).
SLP_S4#(SUSC#):
Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power



www.s-manuals.com